


## Course definition

Computer Architecture 2





Syrian Arab Republic		الجمهورية العربية السورية
Ministry of Higher Education	SVU	وزارة التعليم العالي
Syrian Virtual University	الجامعة الإفتراضية السورية Syrian Virtual University	الجامعة الافتراضية السورية

#### 1. Basic Information:

Course Name	Computer Architecture 2
Course ID	NCA601
No. of Recorded Sessions*	12
No. of Synchronized Sessions*	18
No. of Quizzes (hrs.)	
Exam (hrs.)	
Registered Sessions Work Load (hrs.)	36
Synchronized Sessions Work Load (hrs.)	48
Credit Hours	6

<sup>\*</sup> The duration of each session 1.5 hr

#### 2. Pre-Requisites:

Course	ID	
Computer Architecture 1	BCA 501	

### 3. Course Objectives:

This course aims to introduce the student to the language of the assembly that is used within processors, and to link with what has been learned within the computer architecture (1) regarding the structure of the distribution of memories within the computer system, and how to achieve functional connectivity within computer systems. It also aims to familiarize the student with how to achieve processing and how to raise the performance of computer systems by employing what has been learned within this course and the computer architecture (1) course.

In particular, the student will be able to:

Syrian Arab Republic		الجمهورية العربية السورية
Ministry of Higher Education	SVU	وزارة التعليم العالي
Syrian Virtual University	الجامعة الإفتراضية السورية Syrian Virtual University	الجامعة الافتراضية السورية

- Examine how to achieve shared memory when working within a multiprocessing environment.
- 2. The ability to handle errors and achieve reliability.
- 3. Achieving instruction level parallelism.
- 4. Knowing how the cache holds together in multiprocessing.
- 5. The scalability of the computer system architecture.

#### 4. Learning Outcomes (LO):

By the end of this course the learner is expected to:

- Have an overview of the basic characteristics of machine instructions.
- Describe the different types of addressing patterns that are common in instruction sets.
- Distinguish between user visual records and control/status records, and target records within each category.
- Have an overview of research findings on the instruction execution characteristics that motivated the development of the RISC approach.
- Explain the difference between ultrafast and super-fast approaches.
- Distinguishing the types of parallel processor organizations.
- Understand the hardware performance issues that prompted the move to multi-core computers.
- Provide an overview of CUDA.

Syrian Arab Republic		الجمهورية العربية السورية
Ministry of Higher Education	SVU	وزارة التعليم العالي
Syrian Virtual University	الجامعة الإفتراضية السورية Syrian Virtual University	الجامعة الافتراضية السورية

### 5. Assessment Results:

			Assessment Type				
Chapter No.	Chapter Title	Intended Objectives	Develope d content/ Recorded Sessions	Practical Activities (Synchronize d Sessions)	Quizzes and Exams	Presen tations And Intervie ws	Reports
CH1	Instruction sets	Comprehensi on -Analytical Thinking	×	X	×		
CH2	Computer language	Comprehensi on -Analytical Thinking - Tools And Application Hands- On	X	X	X		X
CH3	Performance enhancement using Parallelism	Comprehensi on -Analytical Thinking - Tools And Application Hands- On	X	X	X		X
CH4	Parallel	Comprehensi	X	Х	X		X

Syrian Arab Republic	
Ministry of Higher Education	SVU

Syrian Virtual University

الجمهورية العربية السورية وزارة التعليم العالي

الجامعة الافتراضية السورية

	processing and	on				
	multi-core	-Analytical				
	computing	Thinking -				
		Tools And				
		Application				
		Hands- On				
CH5		Comprehensi				
		on				
		-Analytical				
	Control unit	Thinking -	X	X	X	X
		Tools And				
		Application				
		Hands- On				

الجامعة الإفتراضية السورية SYRIAN VIRTUAL UNIVERSITY

Syrian Arab Republic		الجمهورية العربية السورية
Ministry of Higher Education	SVU	وزارة التعليم العالي
Syrian Virtual University	الجامعة الإفتراضية السورية Syrian Virtual University	الجامعة الافتراضية السورية

## 6. Course Syllabus

Chapter No.	Chapter Title	Chapter Content (Syllabus)	No. of Theoret ical Learnin g Units	No. of Practical Learning Units)
CH1	Instruction sets	<ul> <li>Instruction set characteristics</li> <li>ARM data types</li> <li>ARM operation types</li> <li>ARM addressing types</li> <li>ARM instruction formats</li> </ul>	1	1
CH2	Computer language	<ol> <li>Hardware processes</li> <li>MIPS addressing</li> <li>Compiler optimization</li> <li>Object oriented languages</li> </ol>	2	2
СНЗ	Performance enhancemen t using Parallelism	<ul> <li>Pipelining</li> <li>Data Hazards</li> <li>Branching hazards</li> <li>Hardware description language</li> <li>Exceptions</li> <li>Parallelism</li> <li>Superscala</li> <li>VLIW</li> </ul>	4	4
CH4	Parallel processing and multi-	1.Multiprocessing organization     2.symmetrical multi-processing     3.clusters	3	3

# Syrian Arab Republic Ministry of Higher Education



الجمهورية العربية السورية

وزارة التعليم العالي الجامعة الافتراضية السورية

Syrian	\/irtual	University
Syllall	viituai	University

	core	4.Unregularly memory access		
	computing	5.cloud computing 6.ARM Cortex-A15 7.IBM EC12		
		8.Multi-purpose data handling units		
		1.Micro-operation		
CH5	Control unit	2.Hardware implementation	3	3
0113	Control and	3.microinstruction sequencing	3	3
		4.TI 8800		

Syrian Arab Republic		الجمهورية العربية السورية
Ministry of Higher Education	SVU	وزارة التعليم العاليي
Syrian Virtual University	الجامعة الإفتراضية السورية Syrian Virtual University	الجامعة الافتراضية السورية

### 7. Practical Activity:

Tools and Labs:

Tool Name	Description
Word, excel, internet browsers	Available

### • Practical Activities per Chapters:

Chapter	Practical Activity	Remarks
CH1	<b>▼</b> Exercises	
	<b>▼</b> Homework	
	□ Webinars	
	□ Project	Homework
	☐ Experiment	
	□ Other	
CH2	<b>▼</b> Exercises	
	<b>▼</b> Homework	
	□ Webinars	Homework
	□ Project	
	□ Experiment	
	□ Other	
CH3	<b>▼</b> Exercises	
	<b>▼</b> Homework	
	Webinars	Homework

Syrian Arab Republic		الجمهورية العربية السورية
Ministry of Higher Education	SVU	وزارة التعليم العالي
Syrian Virtual University	الجامعة الإفتراضية السورية Syrian Virtual University	الجامعة الافتراضية السورية

	□ Project	
	☐ Experiment	
	□ Other	
CH4	<b>▼</b> Exercises	
	□ Webinars	Homework
	□ Project	
	□ Experiment	
	□ Other	
CH5	<b>▼</b> Exercises	
	<b>▼</b> Homework	
	□ Webinars	Homework
	□ Project	
	☐ Experiment	
	□ Other	

#### 5.References:

- 1. "Computer Organization and Architecture *Designing for Performance* Tenth Edition", William Stallings, Pearson Education, Hoboken 2016.
- 2. "Computer Organization and Design THE HARDWARE/SOFTWARE INTERFACE", David A. Patterson, John L. Hennessy. Elsevier Inc, USA 2014.