

Computer Architecture 1

Course definition





Syrian Arab Republic		الجمهورية العربية السورية
Ministry of Higher Education	SVU	وزارة التعليم العاليي
Syrian Virtual University	الجامعـة الإفتراضيــة السوريــة Syrian Virtual University	الجامعة الافتراضية السورية

1. Basic Information:

Course Name	Computer Architecture 1
Course Code	BCA501
Number of Presentational Sessions*	10×2
Number of Synchronous Sessions**	10
Number of Shorter Tests***	3
Number of Exams***	1
Theoretical Sessions Work Load (hrs.)	36
Practical Sessions Work Load (hrs.)	48
Credit Hours	6

^{*}Each presentational session comprises both recorded lecture (1.5 hrs.) and interactive learning content (1.5 hrs.).

N.B.

Generally, each chapter requires two presentational sessions: one for the recorded content and one for the interactive content (unless the chapter is too long, in which case it may require more sessions). This note applies to synchronous sessions as well, where each chapter requires one synchronous session generally.

^{**}Each synchronous session comprises the interactive lecture carried out in real time in a virtual class (1.5 hrs).

^{***}Each shorter test is 0.5 hr. long. The final exam is 2 hrs. long.

Syrian Arab Republic		الجمهورية العربية السورية
Ministry of Higher Education	SVU	وزارة التعليم العالي
Syrian Virtual University	الجامعـة الإفتراضيـة السوريــة Syrian Virtual University	الجامعة الافتراضية السورية

2. Prerequisites courses:

Course	ID
Logical circuits	BLC401

3. Course Objectives:

Computer Architecture 1 aim to acquaint the student with evolution of processor design of modern processors, its performance calculation, instruction set design and execution. In addition, the student will know the memory types in modern computers and how it is related to the computer performance.

In particular the student will be able to:

- 1. Study of top down computer structure and functions
- 2. Understand the performance of processor
- 3. Develop assembly programs and understand its execution
- 4. Study the mapping technics of cache/main memories
- 5. Be familiar with arithmetic operations in processors

Syrian Arab Republic		الجمهورية العربية السورية
Ministry of Higher Education	SVU	وزارة التعليم العاليي
Syrian Virtual University	الجامعـة الإفتراضــة السوريــة Syrian Virtual University	الجامعة الافتراضية السورية

4. Learning Outcomes:

By the end of this course the learner is expected to:

- 1. Study of the historical evolution of processor design and the most important modern technics.
- 2. Study of computer performance.
- 3. Top down study of computer structure and functions (central processing unit, main memory, I/O, system bus).
- 4. Study the instruction cycle and the execution steps of an assembly program.
- 5. Deep study of main/cache design, description, mapping methods, write policy, and performance of modern caches.
- 6. Study of main memory types and performance.
- 7. Study of number system in computers
- 8. Study of arithmetic operations in processors.

Syrian Arab Republic		الجمهورية العربية السورية
Ministry of Higher Education	SVU	وزارة التعليم العالي
Syrian Virtual University	الجامعة الإفتراضية السورية Syrian Virtual University	الجامعة الافتراضية السورية

5. Assessment Results:

				Asses	ssment Typ	е	
Chapter Number	Chapter Title	General Objectives	Interactive Content & Recorded Sessions	Applied Activities (Synch. Sessions)	Final Exam*/ Shorter Tests**	Presentati ons And Interviews ***	Reports ***
	Basic						
	concepts in						
	the evolution	Comprehension					
CH1	of computer	-Analytical	✓	\checkmark	✓	✓	✓
	technology	Thinking					
	and						
	performance						
	Hierarchical	Comprehension					
	view of	-Analytical	✓		✓	✓	
CH2	computer	Thinking -Tools		✓			✓
	structure and	And Application					
	functions	Hands- On					
	Cache	Comprehension -Analytical					
CH3	memory	Thinking -Tools	✓	✓	✓	✓	✓
	,	And Application					
		Hands- On					
CH4	Main memory	Comprehension	✓	✓	✓	√	✓
3114	Main momory	-Analytical	•	<u> </u>			

Syrian Arab Republic		الجمهورية العربية السورية
Ministry of Higher Education	SVU	وزارة التعليم العاليي
Syrian Virtual University	الجامعـة الإفتراضيـة السوريـة	الحامعة الافتراضية السورية

		Thinking -Tools					
		And Application					
		Hands- On					
		Comprehension					
	Computer	-Analytical					
CH5	arithmetic	Thinking -Tools	✓	✓	✓	✓	✓
	operations	And Application					
		Hands- On					

^{*}The final exam is two hours long and is given at the end of the course.

^{**}Shorter tests are about 30 minutes long and are given after three or four lectures throughout the semester during synchronous sessions.

^{***}Presentations, interviews, and reports are submitted once after each three or four lectures throughout the semester during synchronous sessions.

Syrian Arab Republic		الجمهورية العربية السورية
Ministry of Higher Education	SVU	وزارة التعليم العالي
Syrian Virtual University	الجامعة الإفتراضية السورية Syrian Virtual University	الجامعة الافتراضية السورية

6. Course Syllabus

Chapter	Subject	Content	Number of Learning Objects	Number of synchronou s Learning Objects
CH1	Basic concepts in the evolution of computer technology and performance	 The computer architecture of modern computers Computer structure and functions The evolution of computer technology from vacuum tubes to cloud computing The evolution of microcontrollers Performance measures Clock Speed Instruction execution rate MIPS rate 	5	2
CH2	Hierarchical view of computer structure and functions	 Computer component Computer function Interconnection structures Bus interconnection Point-point interconnection PCI express 	6	3
СН3	Cache memory	 Computer memory system Overview Cache memory principals Single/multi-level cache Cache/main memory structure Cache read operation 	3	2

Syrian Arab Republic

Ministry of Higher Education



الجمهورية العربية السورية

وزارة التعليم العاليي الجامعة الافتراضية السورية

Syrian Virtual University

		3. Elements of cache design		
		• Size		
		 Addresses 		
		 Mapping function 		
		Direct		
		 Associative 		
		 Set associative 		
		Write policy		
		Line size		
		 Number of caches 		
		1. Description of semiconductor		
		memories		
		2. What is SRAM, and DRAM?		
		3. Description and types of read only		
		memory		
CH4	Main	4. Description of read mostly	7	3
3.1.4	memory	memories, EPROM, EEPROM,	,	5
		Flash		
		5. Error correction codes		
		6. Structure of modern dynamic RAM		
		(DDR DRAM)		
		7. Flash memory		
	Computer	1. Binary system		
CH5	arithmetic	2. Hexadecimal system	8	4
	operations	3. Converting between binary and	5	r
	0,00,000	decimal system		

Syrian Arab Republic		الجمهورية العربية السورية
Ministry of Higher Education	SVU	وزارة التعليم العالي
Syrian Virtual University	الجامعــة الإفتراضيــة السوريــة Syrian Virtual University	الجامعة الافتراضية السورية

	4. The arithmetic and logic unit	
	5. Integer representation	
	6. Integer arithmetic	
	7. Floating point representation	
	8. Floating point arithmetic	

Syrian Arab Republic		الجمهورية العربية السورية
Ministry of Higher Education	SVU	وزارة التعليم العاليي
Syrian Virtual University	الجامعــة الإفتراضيــة السوريــة Syrian Virtual University	الجامعة الافتراضية السورية

7. Practical Activity:

• Tools and Labs:

Tool Name	Description
Word, excel, internet browsers	Available

• Practical Activities per Chapters:

Chapter	Activities Type	Remarks
	☑ Exercises	
	✓ Homework	
CH1	□ Webinars	Homework
СПІ	□ Project	
	☑ Experiment	
	□ Other	
	☑ Exercises	
	✓ Homework	
CH2	☐ Webinars	Homework
CHZ	□ Project	
	☑ Experiment	
	□ Other	
	☑ Exercises	
	✓ Homework	
СН3	□ Webinars	Homework
	□ Project	
	☑ Experiment	
	□ Other	
CH4	☑ Exercises	

Syrian Arab Republic		الجمهورية العربية السورية
Ministry of Higher Education	SVU	وزارة التعليم العالي
Syrian Virtual University	الجامعة الإفتراضية السورية Syrian Virtual University	الجامعة الافتراضية السورية

	✓ Homework	
	✓ Webinars	Homework
	□ Project	
	☑ Experiment	
	□ Other	
	☑ Exercises	
CH5	✓ Homework	
	□ Webinars	Homework
	□ Project	
	☑ Experiment	
	□ Other	

8. References:

- 1. Computer Organization and Arch
- 2. itecture Designing for Performance Tenth Edition", William Stallings, Pearson Education, Hoboken 2016.
- 3. Computer Organization and Design THE HARDWARE/SOFTWARE INTERFACE", David A. Patterson, John L. Hennessy. Elsevier Inc, USA 2014.